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Motivation
• Power supply noise increasing problem, even for low power designs • di/dt noise adds significant to the overall power supply noise budget • On-chip inductance is claimed to contribute significantly to total di/dt noise • Implementing on-chip inductance in power supply noise consideration increases complexity of design flow • Can on-chip inductance still be neglected for timing considerations? 25.9 
return path
Impact of On-Chip Inductance in SoC grid
Increase of up to 20mV in power noise due to WC on-chip inductance For realistic estimate of on-chip inductance, impact of L on-Chip decreases to less than ±5mV Even in SoC on-chip inductance can be neglected for timing considerations under realistic assumptions 
Conclusion
• On-chip inductance has significant impact on maximum power supply drop • On-chip inductance might have impact on reliability (overshoots) and onchip signaling • Similar results for varying bump inductance • Negligible impact of on-chip inductance on cycle average of V Supply • On-chip inductance still can be neglected in timing considerations for logic blocks
